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(57) ABSTRACT 
A centroid computation system is disclosed. The system has 
an imager array, a switching network, computation 
elements, and a divider circuit. The imager array has col- 
umns and rows of pixels. The switching network is adapted 
to receive pixel signals from the image array. The plurality 
of computation elements operates to compute inner products 
for at least x and y centroids. The plurality of computation 
elements has only passive elements to provide inner prod- 
ucts of pixel signals the switching network. The divider 
circuit is adapted to receive the inner products and compute 
the x and y centroids. 
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HIGH-SPEED ON-CHIP WINDOWED 
BASED CMOS IMAGER 
CROSS REFERENCE TO RELATED 
APPLI CAT1 ON 
FIG. 5 shows a measured centroid error versus window 
FIG. 6 shows a plot of a centroid error as a function of 
average signal strength; 
FIG. 7 is a schematic diagram of a photodiode-type 
CMOS APS pixel according to an embodiment of the 
present disclosure; 
FIG, 8 is a timing diagram of an imager mnning in digital 
still mode; 
FIG. 9 shows a plot of a response non-linearity with the 
pixel held in reset state during idling phase; 
FIG. 10  is a SPICE simulation showing the sense node 
potentials for different sense node signal excursions as the 
FIG. 11A shows a schematic of a flushed photodiode APS 
Pixel in accordance with an embodiment; 
FIG. 11B shows a schematic of an HTS photodiode APS 
pixel in accordance with an embodiment; 
FIG. 12 shows pixel timing diagrams; 
FIG, 13 is a SPICE showing the node 
potentials for different sense node signal excursions as the 
pixel is periodically reset; 
FIG, 14 shows a plot of measured photodiode pixel 
FIG. 15 shows a plot of measured image lag from 
FIG. 16 shows a plot of a noise as a function of the pixel 
CENTROIDING USING PHOTODIODE- size; 
This application claims the benefit of the priority of U.S. 
Provisional Application No. 601157,556, filed on Oct. 4, 
1999, and entitled Photodiode-based CMOS Active Pixel 
Sensor with Zero Lag, Low Noise and Enhanced Low- 10 
Light-Level Response; and U.S. Provisional Application No. 
601157,211, filed on Sep. 30, 1999, and entitled Smart 
CMOS Imager with On-Chip High-speed Windowed Cen- 
troiding Capability. 
1s pixel is periodically reset; 
ORIGIN OF INVENTION 
U.S. Government may have certain rights in this invention 
pursuant to NASA contract number NAS7-1407. 
2o BACKGROUND 
Accurate computation of a centroid from a pre-defined 
window in an image Plane is for a number Of 
space-based and commercial applications. The applications 
may include object tracking in robotic systems, autonomous 
navigation, image compression, and document copyright 25 linearity; 
protection. Other applications may include space guidance 
and navigation systems, and deep-space optical communi- 
cation systems that require accurate and stable beam point- 
ing for high speed data transfer. 
troid values, but only at the cost of increased latency, power 
and size. On or near focal-plane centroid computation using 
current mode circuits, and neuro-MOS circuits have been 
implemented, However, neither approach may be cornpat- 
ibly integrated with high performance image sensors, 
Aphotodiode-based active pixel imager (API) sensor may 
be used for high quality imaging applications such as the 
centroid computation. The photodiode-based sensor pro- 
vides higher quantum efficiency than a photogate-based 
sensor. However, noise in the photodiode-type CMOS API 
sensors causes high reset (kTC) noise at the sense node. 
different photodiodes; and 
Off-focal-plane digital processors may yield accurate cen- 30 conversion gain’ 
DETAILED DESCRIPTION 
The present disclosure describes an on-focal plane cen- 
troid computation circuit that is compatible and integrated 
35 with CMOS imagers implemented in conventional or modi- 
fied CMOS technology. In the present disclosure, a 
photodiode-based CMOS active pixel sensor (APS)  is 
described as an example of a CMOS imager that may be 
used. 
40 Overview 
The centroid computation circuit design allows accurate 
X- and Y-centroid computation from a user-selectable win- 
dow of interest. The circuit also allows window location and SUMMARY 
size to be programmable. The circuit may be designed to 
45 dissipate less power than the prior art designs, which may 
enable a real-time, miniature tracking system. In one 
implementation, the centroid computation circuit utilizes a 
switched capacitor network having only passive elements 
such as capacitors and switches. The circuit further allows 
SO column-parallel computation that enables X- and Y-centroid 
computations to be performed substantially simultaneously. 
This provides low power consumption and high accuracy 
computation to better than 0.05 pixel accuracy. The accuracy 
may be achieved under most lighting conditions, while 
ss maintaining high update rates (20-50 KHz) that make the 
chip attractive for use in real-time image-based control 
The present disclosure describes a centroid computation 
system having an imager array, a switching network, com- 
putation elements, and a divider circuit. The imager array 
has columns and rows of pixels. The switching network is 
adapted to receive pixel signals from the image array. The 
plurality of computation elements operates to compute inner 
products for at least x and y centroids. The plurality of 
computation elements has only passive elements to provide 
inner products of pixel signals the switching network. The 
divider circuit is adapted to receive the inner products and 
compute the x and y centroids. 
BRIEF DESCRIPTION OF THE DRAWINGS 
systems. 
The photodiode-based CMOS imager design provides reference to the accompanying drawings wherein: improved steady state and dynamic response. In this design, 
shows an embodiment Of the windowed- 60 both the pixel sensor and the clocking scheme are modified 
centroiding active pixel sensor (APS)  system; to allow imager operation with reset level independent of 
FIGS. 2A and 2B illustrate circuits used for inner-product signal strength under steady state or dynamic conditions, 
computations for the X- and Y-centroid blocks, respectively; The pixel is reset in ‘‘soft-reset” allowing low-reset noise 
FIG. 3 shows an embodiment a divider circuit; and high power supply rejection ratio (“PSRR’). However, 
FIG. 4 shows a layout of a prototype imager of 128x128 65 its steady state and dynamic response may be made to follow 
format according to an embodiment of the present disclo- that obtained with “hard-reset”. Hence, the design provides 
sure; substantially reduced image lag and high linearity even 
Different aspects of the disclosure will be described in 
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under low-light levels compared to conventional imager 
designs. The image lag was measured to be less than 1% 
compared to 10% in conventional imagers with soft-reset. 
Further, no dead zone was found, with greater than 40 dB 
enhancement of low-light response. The present imager 5 
design also provides low noise and high PSRR. The noise 
was measured to be less than half the conventional devices 
with hard-reset. The PSRR was measured to be 40 dB higher 
than the hard-reset without bypass capacitor. 
Description for Embodiments of Windowed-Centroiding 
System 
An embodiment of the windowed-centroiding active pixel 
sensor (APS)  system 100 is shown in FIG. 1. The system 
provides on-chip 2-D centroid computation. The system 
includes a 2-D imager array 102, a switching network 104, 
inner-product (Ip) computation circuits 106, 108, and an 
analog divider 110. The 2-D computation is performed by 
computing the relevant inner-products or weighted sums for 
a given row. Upon completion of all row-wise inner- 
products, these values are processed to generate the final X 
generate the X- 112 and Y-centroids 114. 
An embodiment shown in FIG. 3 may be used as the 
divider circuit 110. The circuit includes an op-amp 300 with 
a plurality of transistors 302 configured to generate the X- 
and Y-centroids from the row-wise inner products. 
FIG. 4 shows a layout of the prototype imager 400 of 
128x128 format. Computation circuits 402 take up only a 
small area (1.7 mmx0.9 mm), irrespective of the imager 
format. In the illustrated embodiment, the imager 400 is 
fabricated using HP 0.5 pm CMOS technology with a 12 pm 
pixel pitch. The imager 400 has two ports: one for centroid 
output and the other for imager output. 
The performance of the illustrated imager 400 is summa- 
rized in Table 1. The Table shows imager performance 
exceeding that of conventional designs. As shown, the use of 
passive components and only one op-amp (for the divider 
circuit) enables low power operation on the order of about 
3 m ~ ,  
TABLE 1 
and Y inner-products. A divider circuit 110 is then used to 20 Summarv of the Centroid APS chip Characteristic 
Characteristics Value 
Format 128 x 128 
Pixel Size 12 ,um 
Technology HP 0.5 ,um 
Saturation Level 850 mV 
Conversion Gain 25 
Read Noise 9 e- 
Dark Current 78 mVlsec 
Power 3 mW 
The X- and Y-centroids 112,114 provided by the on-focal- 
plane circuits 102-110 are computed as follows: 
Power Supply 3.3 v 111 25 
i ; i ; X i l K J  
2 .  (n + 1) 
[n(n - 1) + 21 
!=I J=I 
2 i v, x m n  = 
,=I J=I 
30 
In order to measure the centroiding accuracy, image 
centroid may be computed separately by acquiring the raw 
data from the imager port. The computed centroid may be 
35 compared against the value obtained from the centroid port. 
Relative error (in pixels) may then be computed. The 
where xi and yj=l, 2, 3, . . . , n-1, respectively, and vij is measurements may be repeated for different window sizes, 
the voltage of each pixel. Both computations may yield centroid values, mean signal strengths, and from different 
the correct value of the respective centroids except for regions of the imager. The result indicates that a typical 
a scaling pre-factor. 40 centroid error of 0.02 pixel may be achieved over most of the 
An embodiment of a circuit 200 used for inner-product array. According to FIG. 5,  the worst-case error was around 
computations for the X-centroid block 106 is shown in FIG. 0.07 pixel for the smallest sized (3x3) window. FIG. 5 also 
2A. An embodiment of a circuit 250 used for inner-product shows the smallest and the largest centroid error measured 
computations for the Y-centroid block 108 is shown in FIG. from the array. The error dependence on the window size 
2B. Only capacitors and switches are used to perform the 45 was not large, although in general, the error is found to be 
computation, with different sized capacitors representing lower for larger sized windows. 
different weights. The capacitors in the column-averaging With present design of the centroid computation circuit, 
banks 202, 252 are used for sampling one row of pixel high update rates may be obtained without compromising 
values. The capacitors are linearly scaled in the X-centroid centroiding accuracy. Update rates vary from 20 to 50 KHz 
block, while they are the same in successively enabling SO for window sizes scaling from 9x9 to 3x3. The total noise 
clocks EN1, EN2, . . . EN(n-1) 254. Averaging over the added by all three centroid computation circuits is small 
columns, and sharing the result with one of the capacitors in compared to the imager output r.m.s. noise of 225 pV (-9 
the row-averaging bank 208, 258 is carried out by pulsing e-). This is achieved by increasing capacitor sizes, with 
AVC 206, 256 and the appropriated DUMP(i) 210, 260 minimum being 2 pF. Large capacitance size also helps to 
substantially simultaneously. This allows equal but reduced ss minimize capacitance-matching errors. Residual error in the 
attenuation for all row signals. The capacitors 262 in the circuit is governed by matching errors and switch feed- 
row-averaging bank 258 are linearly scaled for the through. Hence, as shown in FIG. 6, the centroiding inac- 
Y-centroid block 250, while the capacitors 212 are equal for curacy tends to increase for mean signals less than 100 mV. 
the X-centroid block 200. The residual error also increases for larger mean signal 
work having an Nx9 (N is the imager format) switching Description for Embodiments of Photodiode-based CMOS 
array connects 9 consecutive columns of the imager array Imager 
into the computation circuit. This allows centroid computa- As stated above, a photodiode-based CMOS active pixel 
tion for blocks of size 3x3 to 9x9. Thus, the computation is sensor (APS)  may be used as a CMOS imager that provides 
performed in parallel with the imager readout. This parallel 65 image signal input for the centroiding computation. FIG. 7 
computation allows for a high computation speed and sub- shows an embodiment of a photodiode-based APS pixel 700. 
stantially reduced computational overhead. Signal integrated on the photodiode sense node (SENSE) 
In each of the illustrated embodiments, a switching net- 60 (-800 mV), due to non-linearities and signal saturation. 
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702 is calculated by measuring the difference between the 
voltage on the column bus (COL) 704, before and after the 
reset (RST) 706 is pulsed. Other pixels 708, 709 may be 
connected to the same column bus 704. 
In the illustrated embodiment of FIG. 7, lower kTC noise 
may be achieved with photodiode-type pixels by employing 
“soft-reset’’ technique. The soft-reset includes resetting the 
pixel with both drain and gate of the n-channel reset tran- 
sistor 710 kept at the same potential. This results in the sense 
node 702 being reset using sub-threshold MOSFET current. 
However, the noise may be lowered at the expense of higher 
image lag and low-light-level non-linearity. The noise 
behavior is analyzed and the evidence of degraded perfor- 
mance under low-light levels is shown below. Further, a new 
pixel design that substantially reduces non-linearity and 
image lag without compromising noise is presented. 
The reset noise at the sense node 702 may be estimated 
from the time-dependence of the probability distribution 
function (F,), defined as the probability of finding n elec- 
trons on the sense node at a particular moment. In weak- 
inversion, the current is given by 
where DV is the voltage difference between V, (or VsD) 
and the threshold voltage (V,), KT/q is the thermal potential 
(+,), and m is the non-ideality factor. Since VD,>>$,, the 
reverse current is minimal. This makes the current flow 
substantially unidirectional. Then, 
where g,, is the probability per unit time of adding an 
electron in presence of n electrons. The variance in the 
average number of electrons (E) on the sense node can 
be computed from equation 1 to provide: 
du2 d g  1 
- = 1 + 2- - u 2 .  
dA dr g 
PI 
For weak-inversion condition, gn-e-P’n, where 
p =  42 
mkTC 
Equation 2 may then be solved to provide: 
where 0,’ is the variance at the onset of the reset process, 
and An is the average amount of electrons added to the 
sense node. For a photodiode type APS under soft- 
reset, a,’=O for a given frame, and 
In other words, if the amount of charges added is small, 
reset noise is determined by the shot-noise in the amount of 
electrons. Thus the reset noise may be substantially smaller 
than kTC. On the other hand, if An is large, reset noise 
6 
approaches mkTC/2. If m=l ,  there is a factor of two reduc- 
tion in variance for soft-reset. 
The reduction in reset noise may be caused by the 
feedback inherent to the reset mechanism. For an exponen- 
5 tial current flow over the barrier, instantaneous current flow 
may decrease sooner if there is an increase in the node 
potential. As a result, the distribution of electrons narrows as 
the reset (under weak-inversion) progresses. This causes 
sub-kTC reset noise. Further, since the reverse current is 
negligible, the interaction between power supply fluctua- 
tions and the sense node 702 may be significantly reduced. 
This allows the soft reset to provide high PSRR. 
The soft-reset affects imager behavior both under steady- 
state and dynamic conditions. For example, FIG. 8 illus- 
trates a timing diagram (for still imaging mode) showing the 
reset (RST) pulse 800 and the signal (SHR) pulse 802 
indicating when the reset level is sampled. Keeping the RST 
800 high during the idle phase (tidle) enables flushing of 
unwanted charges, but steady-state linearity is substantially 
degraded. The response non-linearity is a result of the 
20 weak-inversion current that causes SENSE node 702 to 
charge up in a slow logarithmic manner during the idle 
phase. If the current during the integration phase (tint) is 
small, SENSE node 702 may not be discharged enough for 
the subsequent reset to affect the potential of the SENSE 702 
25 node. Consequently, the difference between the signal and 
the reset levels significantly decrease for small signals 
thereby causing response non-linearity at low-light levels. 
Furthermore, under soft-reset, actual reset levels may vary 
depending upon the signal in the previous frame. The actual 
signal may be calculated by the computed difference 
30 between the potential on the sense node before and after 
reset. Thus, variation of the reset level results in steady-state 
non-linearity due to modulation of the reset level by the 
average signal strength. Under dynamic lighting conditions, 
the reset level will vary from one frame to another depend- 
35 ing upon the signal integrated in the previous frame. The 
variation of the reset levels between successive frames is the 
measure of image lag. Thus, both steady-state and dynamic 
response are degraded with soft-reset, even though it results 
in lower reset noise. 
FIG. 9 shows the response measured from a large format 
(e.g. 512x512) imager operated with the timing shown in 
FIG. 8. The response “dead-zone’’ may be seen for low-light 
levels. The dead-zone may be substantially reduced by 
holding the reset low during tidle. This may prevent biasing 
45 of the reset transistor in deep sub-threshold condition. 
However, the response non-linearity at low-light levels may 
still be significant. This is illustrated in the SPICE simula- 
tion results of FIG. 10. FIG. 10 plots the simulated potential 
variations of the SENSE node 702 as the node is periodically 
SO reset for different voltage excursions during the reset OFF 
state. The result indicates that the actual reset level is higher 
by more than 30 mV under low-light-levels. This causes an 
order of magnitude increase in non-linearity at steady-state. 
Under dynamic lighting conditions, the reset level may vary 
ss from one frame to another depending upon the signal 
integrated in the previous frame. 
FIGS. 11A and 11B show the flushed 1100 and the 
hard-to-soft (HTS) 1150 photodiode APS pixels, 
respectively, in accordance with an embodiment of the 
60 present disclosure. The flushed photodiode pixel 1100, 
shown in FIG. 11A, includes of an additional line (HTS) 
1102 that controls the potential at the drain 1104 of the reset 
transistor. The HTS photodiode APS 1150 (FIG. 11B) has 
the same pixel design as that of the flushed APS pixel 1100. 
65 However, the power supply (V,,) 1156 is routed to each 
column 1158 through an n- 1152 or p-channel1154 transis- 
tor. 
10 . 
40 
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FIG. 12 shows a timing diagram of a pixel. HTS is a 
row-decoded signal for the flushed photodiode pixel 1100, 
and it is a common signal for the HTS pixel. Momentarily 
pulsing HTS with the reset (RST) pulse ON causes the pixel 
to be reset first in hard-reset, followed by a soft-reset. For the s 
5 .  The system of claim 4, wherein said capacitors in said 
6. The system of claim 4, wherein said capacitors in said 
7. The system of claim 1, wherein said divider circuit 
row-averaging banks are substantially similar in value. 
row-averaging banks are linearly increasing in value. 
HTS pixel, the hard-reset level is determined by the sizing 
of the transistors, and is set to approximately %V,,. 
The hard reset erases the pixel memory. Thus, the soft- 
reset level reaches the same level irrespective of the photo- 
signal strength, as shown in PSPICE simulations in FIG. 13. 
Unlike in FIG. 10, the soft-reset level no longer depends 
upon voltage excursions at SENSE node. HTS mode of 
operation does not affect the reset noise. Since equation 3 
indicates that as long as An is large, the contribution from the 
initial variance (due to hard-reset in this case) is low. 
includes an op-amp and a transistor in a feedback path of the 
op-amp. 
8. The system as in claim 1, wherein said imager array is 
a CMOS active pixel sensor array, the system further com- 
i o  prising a semiconductor substrate on which said imager 
array is formed and integrated, wherein said switching 
network, said computation elements, and said divider circuit 
are formed and integrated on said substrate with said imager 
array to allow for on-chip centroid computation. 
9. The svstem as in claim 8. wherein each aixel includes is 
Therefore, the imager performance does not depend upon 
the actual value of the hard-reset level. 
A 128x128 test imager with 12 pm pixels was designed 
and fabricated in 0.5 pm CMOS technology to verify the 
concept. The imager includes different pixels to allow inves- 20 
tigation of four different modes of operation: soft-reset, 
hard-reset, HTS, and flushed. FIG. 14 shows the measured 
a photodiode responsive to received radiation to produce 
charge. 
10. The system as in claim 9, wherein said photodiode 
includes: 
a sensing node to output said charge; 
an output transistor having a gate coupled to said sensing 
response linearity with the imager operated in double delta 
sampling mode. The results demonstrate that the imager 
operated in soft-reset mode exhibits significant low-light 2s 
level non-linearity. The results also indicate that the non- 
linearity is undetectable in the other three modes down to the 
read noise levels (-25Ck400 pV r.m.s.). 
FIG. 15 shows that the image lag is high (-2%) for large 
signals (in the previous frame). The image lag drops sharply 30 
to less than 1% for smaller signals. However, the image lag 
a 
1 
node to produce a pixel signal representing said charge; 
and 
reset transistor having a source formed from said 
sensing node, a gate coupled to receive a reset signal, 
and a drain coupled to a separate reset control signal 
which is pulsed on and off when said reset signal 
remains on to reset said sensing node and to erase a 
memory in said photodiode from a previous readout 
cycle. 
. The system as in claim 1, wherein said switching ~~ 
network is configured and coupled to said imager array to 
connect a plurality of columns of pixels in parallel to said 
computation elements for parallel processing, 
is undetectable for the other three operating modes. 
The measured noise for hard-reset and HTS mode Of 
operations is shown in FIG. 16. The noise performance 
closelv follows the model. with the noise for hard-reset 35 
mode being given by \/kTC, and less than q0.5.kTC for HTS 
mode. 
While specific embodiments of the invention have been 
illustrated and described, other embodiments and variations 
All these are intended to be encompassed by the following 
What is claimed is: 
1. A centroid computation system, comprising: 
an imager array having columns and rows of pixels; 
a switching network adapted to receive pixel signals from 
said image array; 
a plurality of computation elements coupled to said 
switching network to receive pixel signals and operat- 
ing to compute inner products for at least x and y 
centroids, said plurality of computation elements hav- 
ing only passive elements without an amplifier to 
provide inner products of pixel signals from said 
switching network; and 
a divider circuit coupled to said computation elements and 
adapted to receive said inner products and compute said 
are possible. 40 
claims. 
45 
55 
12. A system having an imager array, comprising: 
a substrate; 
an imager array integrated on said substrate and formed of 
CMOS active pixel sensors; 
a switching network integrated on said substrate and 
coupled to said imager array to receive pixel signals 
from said image array; 
at least one centroid computation circuit integrated on 
said substrate and coupled to said switching network to 
compute inner products for at least x and y centroids, 
said at least one centroid computation circuit having 
only passive elements without amplifiers to provide 
inner products of pixel signals from said switching 
network; and 
a divider circuit integrated on said substrate and adapted 
to receive said inner products and compute said at least 
x and y centroids. 
13. The system of claim 12, further comprising: 
a block averaging circuit, integrated on said substrate, 
receiving said pixel signals and averaging said pixel 
signals over said columns. 
14. The system as in claim 12, wherein said switching 
at least x and y centroids. network is configured and coupled to said imager array to 
2. The system of claim 1, further comprising: connect a plurality of columns of pixels in parallel to said at 
a block averaging circuit receiving said pixel signals and 60 least one centroid computation circuit for parallel process- 
ing. 
3. The system of claim 1, wherein said plurality of 15. The system as in claim 12, wherein said least one 
computation elements include switches and capacitors. centroid computation circuit includes capacitors that carry 
4. The system of claim 3, wherein said plurality of out centroid computations. 
computation elements include row-averaging banks and 65 
averaging said pixel signals over said columns. 
column-averaging banks. * * * * *  
